BIST hardware generator for mixed test scheme by Christian Dufaza et al.
BIST Hardware Generator for
Mixed Test Scheme
Christian DUFAZA, Hélène VIALLON and Cyril CHEVALIER
Laboratoire d’Informatique, de Robotique et de Micro-électronique de Montpellier,
UMR CNRS/UM2, 161 Rue Ada
34392 Montpellier Cedex 05, FRANCE
Tél. : (+33) 67 41 85 19         Fax : (+33) 67 41 85 00           Email : dufaza@lirmm.fr
Abstract
"0".)&*&/0&   0"/0&*$  &/  5  #.  0%"  )+/0  &*0"."/0&*$
1&(07*  "(#7"/0    0" %*&-1"  !1"  0+  0%"  )&*&)(
*1)". +# 0"/0 ,00".*/ &0 ."-1&."/ *! 0+ &0/ ,."!"#&*"! #1(0
 +2".$"  +3"2".  /1 %  0" %*&-1"  &/  *+0  ,,(& ("  /&* "
!"/,&0"  0%"&.  "##& &"* 5  0%"  "4&/0&*$  !"0".)&*&/0&   "/0
00".*  "*".0+./  ."  "*+.)+1/   +*/1)"./  +#  +2".%"!
/&(& +*  ."  %"."#+."  3"  ,.+,+/"    &4"!  "/0   %")"
3%& %   +*/&/0/  &*  ,,(5&*$  0+  0%"  &. 1&0  *!".  "/0  
,/"1!+.*!+)  0"/0  /"-1"* "  #+((+3"!  5    !"0".)&*&/0& 
+*"  +0&*"!  #.+)  *    0++(  %&/  / %")"  ((+3/  
)4&)(  #1(0   +2".$"  !"0" 0&+*  0+  "   %&"2"!  #+.
 +),("4  *!  ."(&/0&   #1(0/  "$  /01 '0  /01 '+,"*  +.
!"(5  #1(0/  )+."+2".  0%"  /&(& +*  ."  +2".%"!  +#  0%"
)&4"!  %.!3."  $"*".0+.  &/  !./0& ((5  ."!1 "!  
 +),.+)&/"  &/  0+  "  #+1*!  "03""*  0%"  /&(& +*  ."
+2".%"!  +#  0%&/  $"*".0+.  *!    /(&$%0(5  (+*$".  )&4"!  0"/0
/"-1"* "  /  *  "4),("  0%"  !!&0&+*(   &. 1&0.5
."-1&.")"*0/  +#  0%"  )&4"!  0"/0  ,00".*  %.!3."  $"*".0+.
#+.  0%"     &. 1&0  ."  ."!1 "!  0+  
  +#  0%"  *+)&*(
 %&,  /&6"  #+.    0+0(  /"0  +#  	  )&4"!  0"/0  ,00".*/
1. Introduction
The difficulty found in testing today’s Very Large Scale
Integrated (VLSI) circuits is essentially due to the
inaccessibility of the internal nodes for probing. In the last
decades when electronic circuits were realized with discrete
components, each component was easily accessible and the
signals at its pins could be checked by a test probe. Now the
internal nodes of a VLSI circuit are only controlled and
observed through the pins of the chip by sensitizing a path
from these pins to the nodes. There would not have been any
problem were it not that sensitive paths cannot always be
found for each node either because they do not exist or
because finding them is too time–consuming.
This obstacle can be overcome by inserting memory
elements on some of the nodes and then connecting these
memory elements – in the form of a scan chain – to one of the
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outputs during test mode which renders internal nodes
totally controllable and observable. Thus, test patterns can
be scanned in to exercise the internal nodes and response
patterns are scanned out for comparison. A better solution
would be to use the memory elements, combined with some
additional logic, as a Test Pattern Generator (TPG) so as to
produce the test patterns inside the circuit itself. Response
analysis would also be done on-chip by an Output Response
Analyzer (ORA) so as to produce a “PASS/FAIL” signal.
This last technique referred to Built-In Self-Test (BIST)
[Wil83], see Figure 1, is regarded today as the solution for
tomorrow’s test problems as, owing to the increasing
complexity and density of the circuits, testing can be
effectively carried out only by dedicating part of the circuit
to it. In this way, Automatic Test Equipments (ATEs) will be
greatly simplified, furthermore, at-speed testing and
in-system checks for maintenance purposes would be made
possible.
Figure 1 : Built–In Self Test scheme
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At present, the major barriers that prevent design
engineers from using BIST extensively are test generation
time and hardware cost of the TPGs. There are essentially
three main types of test techniques : pseudo-random
[Bar87], (pseudo)-exhaustive [Wan87] and deterministic
[Pra86]; but only the pseudo-random technique has been
successfully employed in industrial circuits in spite of its
uncertain fault coverage. This is mainly due to the fact that
(pseudo)-exhaustive TPGs require too important a test
application time and deterministic TPGs are inapplicable yet
because of the high hardware cost of the presently proposed
solutions. These solutions are essentially based on Read
Only Memories (ROMs) [Abo83, Aga81, Dan84], Linear
and Non-Linear Finite State Machines (FSMs) [Lew92],
Cellular Automata [Van91], Asynchronous Counters
[Duf92], Linear and Non-Linear Feedback Shift Registers
(LFSRs, NLFSRs) [Dae81, Duf91, Sta84], as well as
Counters and Decoders [Ake89]. The ROM addressed by acounter is the most efficient of the TPG architectures since it
produces only the necessary deterministic test patterns,
unfortunately, it requires too much hardware. On the other
hand, low-cost architectures such as LFSRs and NLFSRs are
totally inefficient as they tend to lengthen the initial
deterministic test sequence with a non-negligible amount of
unwanted “non-test” linking patterns.
The mixed test sequence LFSROM architecture
proposed in this paper is an attempt to solve the hardware
and test time trade–off by taking advantage of the efficiency
of the ROM and the low hardware cost of simple sequential
circuits. Unlike most of the other proposed design synthesis
methods, the LFSROM is applicable to large test sets such as
those required for the ISCAS85 benchmarks [Brg85].
This paper is organized as follows. The concept of
hardware generator for mixed test sequence is presented in
section 2 and in section 3, the test characteristics of a mixed
test scheme are considered, then the quality and length of
such test are examined. The impact on the silicon area cost of
a mixed hardware test pattern generator is discussed in the
last part. Finally, some results obtained on the ISCAS85
benchmarks illustrate the interest of this approach.
2. Hardware generator for mixed test
sequence
This section will describe the architecture of the proposed
hardware test pattern generator. Firstly, we shall briefly
resume our previous works concerning the generation of
deterministic test sequences. In the second part more details
will be given concerning the hardware modifications needed
to generate a pseudo–random test sequence, next the
complete architecture producing a mixed test sequence will
be discussed.
2.1. Deterministic test sequence
The LFSROM hardware test pattern generator we
presented in 1993 was initially designed for the purpose of a
pure deterministic BIST test scheme. Assuming an initial list
of deterministic test patterns obtained from an ATPG tool
(e.g. System Hilo, Sunrise), the purpose of this generator is
to produce exactly the same sequence in–situ without
altering any of its properties. This class of deterministic
hardware generators is of a prime importance when
considering nowadays realistic and complex faults like
delay faults or even ordered test sequences required to test
sequential circuits. The generation of deterministic test
patterns using the LFSROM architecture has already been
described [Duf93a, b, c], and consequently it will not be
explained in detail here. However, its running principle can
be easily illustrated when used for the well–known simple
ISCAS85 C17 circuit [Brg85]. Assuming a deterministic
stuck–at and stuck–open faults test set of 5 patterns of 5 bits
wide, the LFSROM hardware generator will produce the
sequence illustrated in Figure 2.
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Figure 2 : Deterministic test patterns hardware
generation for the C17 circuit with a LFSROM
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2.2. Pseudo–random test sequence
Significantly, BIST pseudo–random test scheme is
currently employed for the test of industrial circuits. This
success is principally due to the easy implementation of the
solution, indeed, the pseudo–random test sequence
generator is usually assumed to be a classical LFSR [Bar87].
Despite some problems reported in the literature concerning
the test quality of the sequences generated by this
architecture, which have been partially resolved with LFSR
type clones like Hybrid LFSR [Wan88] or cellular automata
[Ser90], nobody can claim that the basic LFSR architecture
does not have the favor of the designers.
The interest of this type of hardware generator lies largely
on its low cost of integration in BIST schemes. However the
fault coverage obtained by a circuit driven by such a
pseudo–random test sequence is directly proportional to the
total length of the sequence [Dav76, Sim92]. Also, when
computing the length of this test sequence by assuming a
target fault coverage and statistical mathematical models,
the location of the most difficult to detect faults causes some
difficulties. In fact, these random pattern resistant faults
have a great impact on the probabilities of detection of all the
faults and influence directly the final length of the
pseudo–random test. Moreover, when considering much
more realistic and complex faults like delay or multiple
faults, it is known that pseudo–random test pattern
sequences initially developed for single stuck–at faults are
no longer efficient. In conclusion, faced with the growing
complexity of today’s realistic faults, pseudo–random test
schemes appear inadequate to provide a high quality test
coverage.
2.3. Mixed test sequence
The above mentioned challenge can be met by a mixed
test sequence generator leading to an acceptable silicon area
overhead while still providing high quality test patterns. A
mixed test sequence consists of an initial classical
pseudo–random test sequence followed by a deterministic
one, the latter being obtained from an ATPG tool after
considering the remaining random pattern resistant faultsthat the pseudo–random sequence could not detect. In fact,
the initial pseudo–random sequence is used to detect quickly
the most detectable faults like stuck–at ones and the
deterministic sequence is reserved to very hard to detect
faults like delay or stuck–open ones.
The corresponding generator is basically designed as the
full deterministic LFSROM architecture previously
presented and it is completed with a LFSR pseudo–random
test sequence generator. As illustrated in Figure 3, the D cells
required for both the LSFROM and the LFSR are obviously
the same, leading to a simple generator, not more expensive
than a single LFSROM.
Given a primitive polynomial of length k, the
corresponding LFSR will generate a pseudo–random
sequence of length p (p<2k). Using a decoding logic of
the  p+1 state pattern, the LFSROM architecture will
switch to the deterministic test pattern generation.
Figure 3 : Mixed test pattern generator
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3. Test characteristics of a mixed test scheme
Owing to the important increase in the density of
integration of microelectronics systems, BIST is nowadays
acknowledged as the current and future most efficient
solution for the test of integrated circuits. The integration of
test techniques into the chip offers a lot of advantages : faster
testing, reduction in the number of I/O pins, on site testing,
possibility of merging test techniques (e.g. Iddq), ...
Anyway, a BIST solution for the test of a system must
respond to the three main criteria : efficiency, swiftness and
economy. In technical terms these points imply the three
questions : Is the test realistic and does it offer a high quality
coverage? What is the test application time required for a
BIST solution? It is cost effective?
3.1. Efficiency of a mixed test sequence
The mixed test scheme previously defined consists in
applying successively to the circuit under test a
pseudo–random test sequence then a deterministic one.
Contrary to what is usually done, no length is computed
for the pseudo–random test sequence in order to fit a target
fault coverage. In our case a pseudo–random test sequence
of length p is simply applied to the circuit under test, then
the fault coverage provided by these patterns is reported by
using fault simulation. The more complex are the detected
faults, the better the test. Although a pseudo–random test
sequence is more efficient for stuck–at faults rather that for
more complex faults, these patterns can intrinsically detect
any kind of faults. As some circuits are known to have
random pattern resistant faults [Bar87], the purpose of the
pseudo–random patterns of a mixed test sequence is not to
obtain a pre–computed or a maximal fault coverage, but to
test quickly the easiest to detect faults.
The second sequence applied in a mixed test scheme is a
deterministic one obtained with an ATPG tool. In this case,
the test quality of the deterministic sequence is directly
derived from the classes of faults taken into account by the
ATPG software. For instance, either a combinational or a
sequential ATPG can be used depending on the block to be
tested. Moreover, it is worth noting that our deterministic
LFSROM generator keeps the order attribute of the test
patterns. Practically, by running an ATPG tool on the
random resistant faults which have not been detected by the
pseudo–random sequence, a very high quality deterministic
test sequence can be obtained. Concerning the CPU effort
necessary to achieve this sequence, since the complete list of
initial faults has been drastically reduced by the
pseudo–random sequence, practical case studies can be
preserved.
In conclusion, a mixed test sequence is as efficient as the
ones allowed by the best ATPG tools, when realistic fault
models are considered.
3.2. Length of a mixed test sequence
A mixed test sequence allows a decrease of the global test
time while maintaining an efficient fault coverage.
In the first part, the fault coverage p obtained with a
pseudo–random test sequence of length p has been
analyzed assuming stuck–at and stuck–open faults at gate
level, the results of fault simulations obtained with the
System Hilo software [Gen91] for the ISCAS85 C3540
circuit benchmark have been reported in Figure 4. It must be
noted that due to 135 redundant faults in this circuit
[Hwa93], the maximal fault coverage achieved with the
considered fault models reaches 96.7%.
This graph is representative of the results obtained for the
complete ISCAS85 test benchmarks and shows clearly that
only a small number of pseudo–random patterns can rapidly
provide a fault coverage of the order of 90% (e.g. p7=200,
p7=88.4%, 7th point of data). Moreover, Figure 4 also
illustrates the difficulty found in attaining an efficient fault
coverage, that is to say 96.7%, which requires a
pseudo–random length of more than 1000 patterns. Onaverage, it can be said that approximatively 90% of the faults
are detected during the first tenth of a complete
pseudo–random test sequence. The fault coverage efficiency
of the pseudo–random patterns is fairly good at the
beginning of the sequence, and quite poor towards the end.
Figure 4 : C3540 circuit, fault coverage versus
pseudo–random sequence length
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In a mixed test scheme, the pseudo–random sequence of
length p is followed by a deterministic sequence of length
d. With the same fault models and the same circuit C3540
as previously described, Figure 5 reports new values of fault
coverage for different tuples (pi,di).
The results reported on this graph can be easily
understood. If the selected pseudo–random length is equal to
p1, a simple pseudo–random study will provide a poor
fault coverage equalling 70%. In the present example, the
ATPG software System Hilo has computed a deterministic
test sequence of length d1 to detect the remaining faults .
This sequence, applied to the CUT will finally provide a
maximal fault coverage reaching 96.7%. The final test
sequence length will be then equal to pd1=p1+d1.
Other tuples of lengths (p,d) can also be used, e.g.
p7=200 and d7=64. A short deterministic test sequence
computed by the ATPG will be obtained by allowing a long
pseudo–random test sequence. The two opposite extreme
values for the tuples correspond to p=0 or d=0. In the
first case, the pseudo–random test sequence length p0 is
null, meaning that a pure deterministic test of length
d0=dmax is involved. In the second case, no
deterministic test patterns are computed, only a
pseudo–random test sequence of length p=pmax is
applied.
The final test time for the circuit is then considered to be
pdi=pi+di and can be selected trough a set of possible
choices.
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Figure 5 : C3540 circuit, fault coverage versus
mixed sequence length
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3.3. Cost of the hardware generator for mixed
test sequence
The choice of the optimal tuple (pi,di) will lead to the
cheaper hardware generator architecture in term of silicon
area overhead.
Let us first consider the two extreme tuples. The first one
corresponds to the tuple (p=0,d=dmax) and consists in
a pure deterministic hardware generator. In this case the
silicon area cost d is maximal. Even though the results
obtained with full deterministic LFSROM architecture
[Duf93c], are still reasonable compared to other types of
hardware generators reported in the literature [Dan84,
Sta84, Ake89], they generally present an excessive silicon
area overhead. For instance, assuming an ES2 1m standard
cells technology, this point for the ISCAS85 benchmarks is
illustrated in Figure 6 where both the silicon areas needed to
integrate the ISCAS85 circuits and their corresponding full
deterministic LFSROM hardware test pattern generator are
reported. The percentage of silicon area overhead required
by the hardware generator is also mentioned.
Figure 6 : Silicon areas of the full deterministic
LFSROM hardware generators for the ISCAS85
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For instance, by this technology the full deterministic test
pattern LFSROM generator needed to generate the stuck–at
and stuck–open faults at gate level of the C3540 circuit has asilicon area cost of 2.5mm2. For an architecture generating
144 patterns, 50 bits wide, the corresponding silicon area
cost of the C3540 circuit by the same standard cells
technology is 3.8mm2. For this circuit, the cost in terms of
silicon area overhead is approximatively 68%. Obviously, in
spite of the high quality of its related test, a full deterministic
BIST solution presents drastic silicon area cost.
On the contrary, a pure pseudo–random test solution
involves most of the time a low cost LFSR generator
[Bar87]. This solution corresponds to the second extreme
tuple (p=pmax,d=0). If the silicon area cost of this type
of generator p is low, i.e. 0.25mm2 for the primitive
polynomial X16+X4+X3+X2+X0 by the previously
mentioned technology, the quality in terms of faults
detection is very poor and restricted to simple, non–realistic
fault models.
Let us consider now a mixed hardware generator
corresponding to an intermediate tuple (pi,di) such that
the total number of test patterns verify the relation :
        
This relation implies that the silicon area cost of a mixed
hardware generator pd will require an intermediate value
between the two extreme costs d and p such that: 

For instance, let us consider two tuples (pi,di) and
(pj,dj) such that the two distinct total test lengths verify
the relation (pi+di)<(pj+pj). In other terms, the
pseudo–random sequence for tuple–j is longer than the one
for tuple–i. Conversely, the deterministic sequence of
tuple–j is smaller than the one for tuple–i. Since the
complexity and the cost of our mixed hardware generator is
mostly dependent on the components involved in the
production of the deterministic patterns, the related costs of
tuples–i and j verify the relation j<i. This demonstration
might be summarized in a few words : the longer is a mixed
test sequence, the lower is the corresponding mixed
hardware generator cost.
Figure 7 : C3540 circuit, mixed hardware
generator cost versus mixed sequence length
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Assuming the same test quality for two different mixed
test sequences, for a BIST mixed test scheme a compromise
must be found between a cheaper hardware generator and an
acceptable test application time. Figure 7 gives some
possible solutions for the C3540 circuit.
So as to be more accurate on the interest of the mixed test
scheme approach, the silicon area costs obtained for the
mixed test sequence hardware generator must be compared
to the nominal size of the C3540 circuit. It has been
previously mentioned that the value of the latter is 3.8mm2.
Accordingly, Figure 8 illustrates the percentage of silicon
area increase due to the mixed test sequence hardware
generator versus the nominal size of the C3540 circuit.
Figure 8 : C3540 circuit, mixed hardware
generator increase / nominal size of the chip
versus mixed sequence length
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These results show clearly the inverse relationship
between the length of a mixed sequence and the cost required
to generate it. For instance if the tuple
(p=0,d=dmax=144) is selected, the corresponding
LFSROM hardware generator cost will be d=2.5mm2.
This value corresponds to the maximal increase – i.e. 68% –
of the nominal size of the C3540 circuit. While in a mixed
test approach, the tuple (p=1000,d=26) is more
appropriate since the corresponding LFSROM hardware
generator cost will be equal to pd=0.8mm2. In this case the
increase is only 20% of the nominal size of the C3540 circuit.
The minimal value p–min=0.25mm2 (7.5% increase)
corresponds to the case of a pseudo–random test pattern
generator only.
4. Experimental results for ISCAS85
4.1. Algorithm steps and CAD tools
The previous and following values reported for the costs
of the hardware mixed test pattern generator have been
estimated with the COMPASS CAD tool [Com93]. The
hardware mixed sequence generator is first described in
VHDL language, then it is automatically synthesized by the
Asic Synthesizer COMPASS software. In a second phase,
the Design Assistant COMPASS module estimates within anaccurate range of 5%, the silicon area including routing of
what the hardware generator area should be, if implemented
in the ES2 1m standard cells technology. Comparisons with
real mapped generators give entire satisfaction of this
estimation.
4.2. Experimental results
The following Table 1 shows the silicon areas of the
ISCAS85 circuits as well as their corresponding hardware
generators when implemented by the previous mentioned
ES2 technology.
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– Table 1 –
The first values (column 4–Costs) must be compared
with the costs of the corresponding BIST hardware
generator (column 6–Costs) required to produce in–situ the
full deterministic test sets obtained with the ATPG software
System Hilo [Gen91]. These test sets are obtained by
considering stuck–at and stuck–open gate level faults
models. Column 5 (#Patterns) indicates the number of test
patterns to generate, while the width of a pattern corresponds
to the number of primary inputs of the circuit (column
2–#I/O). Finally, the increase of the silicon area due to full
deterministic test pattern generator integration in proportion
to the nominal size of the circuit is given in column 7
(%Increase).
The last two columns of this table report the silicon area
cost of a pure pseudo–random generator implemented with a
classical primitive polynomial LFSR (columns 8, 9–pseudo
random test). In this case, let us assume that the same LFSR
pseudo–random generator is used for all the ISCAS85
circuits and that a LFSR of size 16 and of primitive
polynomial X16+X4+X3+X2+X0 is chosen. Consequently,
the same silicon area cost of 0.25mm2 will be considered for
all the circuits. This approach is justified by the large
variation in the number of primary inputs of the ISCAS85
circuits which range between 5 to 206, see column 2–#I/O.
Obviously, it would not be realistic to implement LFSRs
with such large values. In practice, the pseudo–random
patterns can be shifted from the outputs of the LFSR through
an additional scan chain [Hel92], which will be taken into
account in the overall estimation cost when using such a
BIST scheme.
In conclusion, the complete set of values reported in
Table 1 define the maximal and minimal silicon area costs of
a mixed hardware generator.
Table 2 shows the results of mixed test solutions for some
ISCAS85 circuits. The composition of the mixed test
sequence  p and d is given together with the
corresponding silicon area costs. It clearly appears that
mixed test sequences provide interesting trade–offs between
the silicon area costs of the hardware generators and the
lengths of the test sequences (columns 5–Costs and
4–d+p).
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5. Conclusions
The BIST mixed test scheme presented in this paper,
consists in applying to the circuit under test a
pseudo–random test sequence followed by a deterministic
one obtained from an ATPG tool. So that, a maximal fault
coverage detection is achieved for complex and realistic
faults, e.g. stuck–at, stuck–open or delay faults. While a set
of full deterministic test patterns is the most efficient
sequence in a BIST scheme : short test time, high quality
patterns, ... the corresponding hardware generator shows
prohibitive silicon area overhead – for instance, in the case
of the ISCAS85 C3540 benchmark, 68% additional circuitry
is required. Whereas the proposed mixed test approach
guarantees the maximal fault coverage detection while the
silicon area overhead of the mixed hardware generator is
drastically reduced. A careful balance must be reached
between the silicon area overhead of this generator and a
slightly longer mixed test sequence. With this new practical
approach, BIST requirements for the C3540 circuit can be
cut to 20% additional circuitry for a total set of 1000 mixed
test patterns. Furthermore, the additional circuitry can be
reduced to a tiny percentage if a longer mixed test sequence
is applied to the CUT.
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